







Familije, osobine i realizacija logičkih kola



TTL

- Kašnjenje u ns
- Standard 10
- LS 10
- ALS 4
- S 3
- F 2





ECL



MEC I 8nS

MEC II 2nS

MEC III (16XX) 1nS

101xx 100 series 10K ECL, 3.5nS

102xx 200 series 10K ECL, 2.5nS

108xx 800 series 10K ECL, voltage compensated, 3.5nS

10Hxxx 10K - High speed, voltage compensated, 1.8nS

10Exxx 10K - ECLinPS, voltage compensated, 800pS

100xxx 100K, temperature compensated

100Hxxx 100K - High speed, temperature compensated


100Exxx 100K - ECLinPS, temp, voltage comp., 800pS


Integrisano 150ps

- Potrošnja skoro da ne zavisi od prekidanja
- 25 x brži od najbržeg CMOS-a
- Niska integracija
- Može GaAs
- Primena – ALU superkompjutera


Realizacija logičkih kola u CMOS tehnologiji

Fizička realizacija CMOS invertora






Zaštita




SC05650




NEBAFERISAN NILI



Moraju na ulazima da budu
obe nule da bi na izlazu bila
jedinica

$$\overline{X} \cdot \overline{Y} = Z = \overline{\overline{X} \cdot \overline{Y}} = \overline{X + Y}$$








Dvostruko baferisanje


$$I_D = \frac{B}{2} \left[2(V_{GS} - V_T) V_{DS} - V_{DS}^2 \right] \approx B(V_{DD} - V_T) V_{DS} = \frac{V_{DS}}{r_{om}}$$

$$B = \mu C_{ox} \frac{W}{L}$$








NILI i ILI




*Inverter omitted in MC14001B








(same as)




(same as)





NI i I





*Inverter omitted in MC14011B







Trostatická kola




Integrisano kolo 74HC241





SRAM




Povezivanje memorija na magistralu



Bidirekcionni bafer 74HC245



Kola sa otvorenom drejnom (kolektorom)




$$X = 1 \Rightarrow Y = 0$$

$$X = 0 \Rightarrow Y = \text{Hi Z}$$



Kod TTL logike, na izlazu je NPN tranzistor

Primena – wired OR logika

Primer 1: komparator




Alternativna klasična realizacija




Primer 2


Zajednički prekid od više periferija (prekid je aktiviran na log. nulu)



Bilateralni prekidač (transmisioni gejt)




Bilateralni prekidač i serijska logika: primer exor



XOR 74HC86

7287474




$$B = 1, Y = \bar{A}$$


$$B = 0, Y = A$$

Ušteda u površini,
potrošnji

Analogni multiplekser- demultiplekser 2/1




$$n_{tran} = 2 \times 2|_{prekidaci} + 2 \times 2_{invertori} = 8$$




$$n_{tran} = 3 \times 4 \Big|_{NI} + 2 \times 2_{invertori} = 16$$

Mux 4/1





$$n_{tran} = 3 \times 4 \Big|_{prekidaci} + 2 \times 4 \Big|_{invertori} = 20$$


$$n_{tran} * = 3 \times 12 \Big|_{NI} + 2 \times 4 \Big|_{invertori} = 44$$



BICMOS








<u>Family</u>	Operating <u>Voltage</u>	Optimized <u>Voltage</u>	Prop <u>Delay_{typ}</u>	Output Drive	V_i <u>Tolerant</u>	I_{off}
AUC	0.8-2.7V	1.8V	2.0ns	8mA	3.6V	Yes
AUP	0.8-3.6V	3.3V	5.4ns	4mA	3.6V	Yes
LVC	1.65-5.5V	3.3V	3.5ns	24mA	5.5V	Yes
AHC	2.0-5.5V	5.0V	5.0ns	8mA	5.5V	No
CBT	4.5-5.5V	5.0V	0.25ns	n/a	5.5V	n/a
CBTD	4.5-5.5V	5.0V	0.25ns	n/a	5.5V	n/a
CBTLV	2.3-3.6V	3.3V	0.25ns	n/a	3.6V	Yes

Ostale MOS tehnologije


- NMOS / Pseudo NMOS
- SCL
- Dinamička logika
- Domino logika
- Adijabatska logika
- Clocked CMOS Logika (C 2 MOS).
- NP Domino Logika (Zipper CMOS).
- Cascade Voltage Switch Logika (CVSL).
- Source Follower Pull-up Logika (SFPL).

Kola niskog i srednjeg stepena integracije

Pakovanje



Implementation of $f=ab+b'c$



Ne isplati se ni po jednom kritetijumu = ne
radi se!