Predavanja
- Uvodno predavanje 2023/24.
![](images/pdf.png)
- Verifikacija - korak u projektovanju digitalnih sistema
![](images/pdf.png)
- Metodologije za verifikaciju hardvera u digitalnim sistemima
![](images/pdf.png)
- Koncepti OOP 2020/21.
![](images/pdf.png)
- UVM uvod 2020/21.
![](images/pdf.png)
- SystemVerilog 2020/21.
![](images/pdf.png)
- UVM transakcije 2020/21.
![](images/pdf.png)
- UVM interfejs 2020/21.
![](images/pdf.png)
- UVM sekvencer, drajver 2020/21.
![](images/pdf.png)
- UVM monitor, coverage 2020/21.
![](images/pdf.png)
- UVM agent, UVC env 2020/21.
![](images/pdf.png)
- UVM scoreboard 2020/21.
![](images/pdf.png)
- UVM configuration class 2020/21.
![](images/pdf.png)
- UVM testbench, UVC virtual sequencer 2020/21.
![](images/pdf.png)
- UVM test class, UVM top testbench 2020/21.
![](images/pdf.png)
- SVA assertions 2020/21.
![](images/pdf.png)