

Digitalna elektronika
Programabilne logičke komponente

Logičke komponente se mogu
klasifikovati u dve velike grupe

fixsne

programabilne

Fiksne – kada su proizvedene određena im je
logička funkcija i ne može se menjati

Programabilne – korisnik može da ih prilagodi,
programira, za određenu logičku finkciju

Digitalna elektronika
Programabilne logičke komponente

Šta je ideja?



Bilo koja logička funkcija može da se
predstavi u obliku sume proizvoda!



I + ILI (ako ima NE)



Šta treba?

Dovoljan broj ulaza.
Dovoljan broj izlaza.

Mogućnost programiranja I-ILI
povezanosti.







Digitalna elektronika
 Programabilne logičke komponente

Kako simbolički crtati?

The diagrams illustrate different symbolic representations of programmable logic components. On the left, a truth table shows inputs I1-I4 and outputs O1-O3. In the center, a logic gate network shows 4 inputs (I1-I4) connected to 6 programmable AND gates (P1-P6), which are then connected to 3 programmable OR gates (O1-O3). On the right, another truth table shows inputs I1-I4 and outputs O1-O3, with a corresponding logic gate network.

4 ulaza
 3 izlaza

Programabilna I matrica sa 6 izlaza

Programabilna I/O matrica sa mogućnošću sabiranja 6 ulaza po izlazu

Digitalna elektronika
 Programabilne logičke komponente



Primer realizacije logičkih funkcija



The diagram shows a logic gate network with 4 inputs (I1, I2, I3, I4) and 3 outputs (O1, O2, O3). The inputs are connected to 6 programmable AND gates (P1-P6). The outputs of the AND gates are connected to 3 programmable OR gates (O1-O3). The logic functions are defined as follows:

$$O1 = I1 \cdot I2 + I1' \cdot I2' \cdot I3' \cdot I4'$$

$$O2 = I1 \cdot I3' + I1' \cdot I3 \cdot I4 + I2$$

$$O3 = I1 \cdot I2 + I1 \cdot I3' + I1' \cdot I2' \cdot I4'$$





Digitalna elektronika
Programabilne logičke komponente – oznake PAL komponenti

PAL16L8

PAL16R8

Number of inputs
PAL 16R8 ←Number of Outputs

Output type

- H = Active High
- L = Active Low
- P=Programmable Polarity
- R=Registered
- X=XOR registered
- C=Complementary (both High and Low)

Ne može se sve saznati iz oznake !!!

16L8 (ne govori ništa o unutrašnjoj strukturi – npr koliko proizvoda može da se sabere po izlazu

Maksimalno 16 ulaza

16R8?

Maksimalno 8 izlaza



Izlazi su sa aktivnom logičkom nulom (invertor na izlazu)


Digitalna elektronika
Programabilne logičke komponente - GAL

Na izlazu registarskog PALa

Na izlazu GALa

Makroćelija





Digitalna elektronika
 Programabilne logičke komponente - Programiranje

JEDEC

- JEDEC files are used to specify the fuses that will be burned or connected to each AND gate.

Number of fuse

1 = Blown fuse, no connection
 0 = Intact fuse, connected

```

ID
CURL(URI)      5.0a Serial# 60009009
Device         q16v8as Library DLIB-h-40-2
Created        Tue Sep 26 15:12:26 2006
Name          Decoder
Partno        00
Revision      01
Date          2/17/2005
Designer      F. Blos
Company       UMB
Assembly      Roma
Location
*QDZ0
*QD2194 ← Number of total fuses
*CD
*FD
*L00000 1101111111111111111111111111111101
*L00032 0111111111111111111111111111111101
*L00064 1111011111111111111111111111111101
*L00096 1111111101111111111111110111111101
*L00128 1111111101111111011111111111111101
*L00160 1111111101101111111111111111111101
*L00192 1010101101111111111111111111111110
*L00224 1010101111111101110110111111111110
*L00256 1110111111111111111111111111111101
*L00288 0111111111111111111111111111111101
*L00320 1111011111111111111111111111111101
            
```

Digitalna elektronika
 Programabilne logičke komponente - Programiranje

ABEL

```

module TIMEGEN6
title 'Six-phase Master Timing Generator'

" Input and Output pins
MCLK, RESET, RUN, RESTART          pin;
T1, P1_L, P2_L, P3_L, P4_L, P5_L, P6_L  pin istype 'reg';

" State definitions
PHASES = [P1_L, P2_L, P3_L, P4_L, P5_L, P6_L];
NEXTPH = [P6_L, P1_L, P2_L, P3_L, P4_L, P5_L];
SRESET = [1, 1, 1, 1, 1, 1];
P1 =    [0, 1, 1, 1, 1, 1];

equations
T1.CLK = MCLK; PHASES.CLK = MCLK;

WHEN RESET THEN {T1 := 1; PHASES := SRESET;}
ELSE WHEN (PHASES==SRESET) # RESTART THEN {T1 := 1; PHASES := P1;}
ELSE WHEN RUN & T1 THEN {T1 := 0; PHASES := PHASES;}
ELSE WHEN RUN & !T1 THEN {T1 := 1; PHASES := NEXTPH;}
ELSE {T1 := T1; PHASES := PHASES;}

end TIMEGEN6
            
```

Digitalna elektronika
Programabilne logičke komponente - ROM

$k=2^n$

I matrica fiksna u obliku potpunog dekodera!!!
 Zašto?
 Imamo na raspolaganju sve moguće logičke proizvode od datih ulaznih promenljivih.



II matrica programabilna!!!



Digitalna elektronika
Programabilne logičke komponente - ROM



x_2	x_1	x_0	f_1	f_2
0	0	0	1	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0



Logička komponenta
 Ulazi $x_0 x_1 x_2$
 Izlazi $f_1 f_2$



Memorija
 Ulazi $x_2 x_1 x_0$ = adresa
 Izlazi $f_1 f_2$ = podatak
 svaka vrsta = memorijska lokacija
 i podatak na toj memorijskoj lokaciji















Digitalna elektronika
 Programabilne logičke komponente – PROM

Floating Gate Inverter

FAMOS – Floating Gate Avalanche Injection MOS



FLOTOX – FLOating gate Tunneling Oxid





Kako ubaciti naelektrisanje na izolovani gejt?

- Channel hot electron current
- Channel initiated secondary electron current
- Fowler-Nordheim tunneling current

Digitalna elektronika
 Programabilne logičke komponente – PROM - programiranje



Digitalna elektronika
Programabilne logičke komponente – EPROM - brisanje

EPROMs




EPROM - ima staklo
OTPROM (One Time PROM) – nema staklo


Programiraju se u "istim" uređajima kao i PLD.
Brišu sa UV svetlošću.

Digitalna elektronika
Programabilne logičke komponente – EEPROM

Elektroni na izolovanom gejtju.
Kako su došli tako mogu i da odu



**Fowler-Nordheim
I-V characteristic**







Control gate
Floating gate
Thin tunneling oxide
n⁺ source
n⁺ drain
p-substrate
erasure
programming



Digitalna elektronika
Programabilne logičke komponente – EEPROM



**Kontrolu praga je teško ostvariti
“Neprogramiran” tranzistor?
Ako ga suviše izbrišemo.
⇒ 2 tranzistora**



Digitalna elektronika
Programabilne logičke komponente – Flash EPROM - UPIS























Digitalna elektronika
Programabilne logičke komponente – Programiranje CPLD FPGA

Floating gate transistor

SRAM-controlled switch — Control Pass transistors


Multiplexers (to determine how to route inputs)

Antifuse Similar to fuse Originally an Open-Circuit

One-Time Programmable (OTP)

Digitalna elektronika
Programabilne logičke komponente – Programiranje CPLD FPGA

ANTIFUSE



Digitalna elektronika

Programabilne logičke komponente – Programiranje CPLD FPGA

“Isprogramirana” konfiguracija?

U lokacijama tipa statičkog RAM-a

Prednost - lako menjanje konfiguracije

Mana - nestaje kada se isključi napajanje

Proces “punjenja” konfiguracije obično iz PROM-a
po uspostavljanju napajanja

