

Digitalna elektronika
Aritmetička kola – Sabirači – Potpuni sabirač

c_i	a	b	c_o	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$s = c_i \text{ xor } a \text{ xor } b$
 $c_o = ab + c_i(a+b)$

$s = c_i ab + \bar{c}_o(c_i + a + b)$

Digitalna elektronika
Aritmetička kola – Sabirači – Potpuni sabirač

$s = c_i \text{ xor } a \text{ xor } b$
 $c_o = ab + c_i(a+b)$
 $= abc_i + \bar{c}_o(c_i + a + b)$

Da bi radili samo sa pravim, a ne i komplementnim, vrednostima

28 Tranzistora

Digitalna elektronika
Aritmetička kola – Sabirači – Ripple Carry

Ideja iz "algoritamskog" sabiranja

Worst case kašnjenje
Kašnjenje za najgori slučaj $t_{adder} = (N-1)t_{carry} + t_{sum}$

Raste linearno sa brojem bita

$$t_{adder} = O(N)$$

Cilj: Napraviti što brži prenos carry bita

Digitalna elektronika
Aritmetička kola – Sabirači – Princip inverzije


Da li nam trebaju invertori na izlazu u realizaciji sa 28 tranzistora?

c_i	a	b	c_o	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

Ako na ulaze već napravljenog sabirača dovedemo invertovane vrednosti, dobićemo invertovane vrednosti izlaza.





Digitalna elektronika
Aritmetička kola – Sabirači – Potpuni sabirač

Najveći problem predstavlja "čekanje" prethodnog carry

A	B	C_i	S	C_o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

G - generate $G=AB$
P - propagate $P=A \text{ xor } B$
D - delete $D=\bar{A}\bar{B}$

$C_o = G + PC_i$
 $S = P \text{ xor } C_i$



Digitalna elektronika
Aritmetička kola – Sabirači

U višebitnom sabiraču svi biti sabiraka dolaze istovremeno.
Istovremeno se po bitima generišu svi potrebni P, G, D.
Znači samo carry treba da propagira.

The first diagram shows a carry propagate logic block. It has two inputs, A_i and B_i , and three outputs: P_i (propagate), G_i (generate), and D_i (dynamic). The circuit consists of a PMOS transistor with gate \bar{P}_i and source C_i , and an NMOS transistor with gate D_i and source P_i . The PMOS gate is connected to \bar{P}_i and the NMOS gate is connected to D_i . The PMOS source is C_i and the NMOS source is P_i . The PMOS drain is C_o and the NMOS drain is G_i . The PMOS gate is also connected to \bar{G}_i . The PMOS drain is connected to V_{DD} and the NMOS drain is connected to ground.

The second diagram shows a dynamic logic carry chain stage. It has two inputs, P_i and \bar{C}_i , and one output, \bar{C}_o . The circuit consists of a PMOS transistor with gate ϕ and source V_{DD} , and an NMOS transistor with gate \bar{C}_i and source \bar{C}_o . The PMOS gate is connected to ϕ and the NMOS gate is connected to \bar{C}_i . The PMOS source is V_{DD} and the NMOS source is \bar{C}_o . The PMOS drain is \bar{C}_o and the NMOS drain is ground. The PMOS gate is also connected to P_i .

$G=AB$ $P=A \text{ xor } B$ $D=\bar{A}\bar{B}$



Dinamička logika



Digitalna elektronika
Aritmetička kola – Sabirači – Manchester Carry Chain



Višebitna dinamička logika

The diagram shows a Manchester Carry Chain. It consists of a series of dynamic logic stages. Each stage i has two inputs, P_i and \bar{C}_i , and one output, \bar{C}_{i+1} . The circuit consists of a PMOS transistor with gate ϕ and source V_{DD} , and an NMOS transistor with gate \bar{C}_i and source \bar{C}_{i+1} . The PMOS gate is connected to ϕ and the NMOS gate is connected to \bar{C}_i . The PMOS source is V_{DD} and the NMOS source is \bar{C}_{i+1} . The PMOS drain is \bar{C}_{i+1} and the NMOS drain is ground. The PMOS gate is also connected to P_i . The output of each stage is connected to the input of the next stage. The first stage has input $\bar{C}_{i,0}$ and output C_0 . The last stage has input \bar{C}_3 and output C_3 .

C učestvuju u sumi!
 C_3 ili je "odmah" pripremljen D, G ili se u najgorem slučaju kada su svi $P=1$ čeka propagiranje ulaznog C_i









Digitalna elektronika
Aritmetička kola – Sabirači – Carry Look Ahead Adder



Dizajn – kompromis složenosti i brzine
Brzina po svaku cenu

$C_{0,0} = G_0 + P_0 C_{i,0}$
 $C_{0,1} = G_1 + P_1 G_0 + P_1 P_0 C_{i,0}$
 $C_{0,2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0}$
 $= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{0,0}$

Digitalna elektronika
Aritmetička kola – Sabirači – Ideja za veliki broj ulaza u logička kola

$t_p \Leftrightarrow N$
 $t_p \Leftrightarrow \log_2 N$





Digitalna elektronika
Aritmetička kola – Binarno množenje

$$X = \sum_{i=0}^{M-1} X_i 2^i \quad Y = \sum_{j=0}^{N-1} Y_j 2^j$$

$$XY = \left(\sum_{i=0}^{M-1} X_i 2^i \right) \left(\sum_{j=0}^{N-1} Y_j 2^j \right) = \sum_{j=0}^{N-1} Y_j \left(\sum_{i=0}^{M-1} X_i 2^{i+j} \right)$$

1 0 1 0 1 0	x	1 0 1 1	Operandi
1 0 1 0 1 0			}
1 0 1 0 1 0			
0 0 0 0 0 0			
+ 1 0 1 0 1 0			
1 1 1 0 0 1 1 1 0			Rezultat



Parcijalni proizvodi



Digitalna elektronika
Aritmetička kola – Množač - Array Multiplier



$$X = \sum_{i=0}^{M-1} X_i 2^i \quad Y = \sum_{j=0}^{N-1} Y_j 2^j$$


$$XY = \left(\sum_{i=0}^{M-1} X_i 2^i \right) \left(\sum_{j=0}^{N-1} Y_j 2^j \right) = \sum_{j=0}^{N-1} Y_j \left(\sum_{i=0}^{M-1} X_i 2^{i+j} \right)$$

$$t_{mult} = ((M-1) + (N-2))t_{carry} + (N-1)t_{sum} + t_{and}$$









Digitalna elektronika
Aritmetička kola – Označeno množenje

1. način

- Zapamtiti znak
- Učiniti sve pozitivnim
- Uraditi množenje
- Definisati znak

if sign(a)!=sign(b) then s = true, else s=false

a = abs(a)

b = abs(b)

p = a*b

negate p if s = true

Digitalna elektronika
Aritmetička kola – Označeno množenje

2. način

Primeniti pravila označenih brojeva:

- Ekstenzija znaka parcijalnih proizvoda
- Oduzimanje parcijalnog proizvoda nastalog množenjem bita znaka

Digitalna elektronika
Aritmetička kola – Označeno množenje

-6*3

1 0 1 0 x 0 0 1 1 Operandi

1 1 1 1 0 1 0	}	Parcijalni proizvodi
1 1 1 0 1 0		
0 0 0 0 0		
0 0 0 0		
1 1 1 0 1 1 1 0		Rezultat

Digitalna elektronika
Aritmetička kola – Označeno množenje

$3 \cdot 6$

0 0 1 1 x 1 0 1 0 Operandi


0 0 0 0 0 0 0 0	}	Parcijalni proizvodi
0 0 0 0 1 1		
0 0 0 0 0		
- 0 0 1 1		
1 1 1 0 1 1 1 0	Rezultat	

Digitalna elektronika
Aritmetička kola – Označeno množenje

$-3 \cdot 6$

1 1 0 1 x 1 0 1 0 Operandi

0 0 0 0 0 0 0 0	}	Parcijalni proizvodi
1 1 1 1 0 1		
0 0 0 0 0		
- 1 1 0 1		
0 0 0 1 0 0 1 0	Rezultat	



Digitalna elektronika
Aritmetička kola – Označeno množenje

Korak 1 – formiranje parcijalnih proizvoda

	x3	x2	x1	x0					
*	y3	y2	y1	y0					

	x3y0	x3y0	x3y0	x3y0	x2y0	x1y0	x0y0		
+	x3y1	x3y1	x3y1	x3y1	x2y1	x1y1	x0y1		
+	x3y2	x3y2	x3y2	x2y2	x1y2	x0y2			
-	x3y3	x3y3	x2y3	x1y3	x0y3				

		z7	z6	z5	z4	z3	z2	z1	z0

Korak 2 – dodavanjem konstanti na odgovarajućim mestima eliminiše se višak kola nastalih zbog ekstenzije znaka. Potrebno je na kraju oduzeti ove konstante.



	x3y0	x3y0	x3y0	x3y0	x2y0	x1y0	x0y0
+				1			
+	x3y1	x3y1	x3y1	x3y1	x2y1	x1y1	x0y1
+			1				
+	x3y2	x3y2	x3y2	x2y2	x1y2	x0y2	
+			1				
+	x3y3	x3y3	x2y3	x1y3	x0y3		
+			1				
+		1					
-		1	1	1	1		

↑

+				x3y0	x2y0	x1y0	x0y0
+				x3y1	x2y1	x1y1	x0y1
+				x2y2	x1y2	x0y2	
+				x3y3	x2y3	x1y3	x0y3
+							1
+							1
+							1
+							1
+	1						

↓

+				x3y0	x2y0	x1y0	x0y0
+				x3y1	x2y1	x1y1	x0y1
+				x2y2	x1y2	x0y2	
+				x3y3	x2y3	x1y3	x0y3
+							1
+							1
+							1
+							1
+	1						



Digitalna elektronika
Aritmetička kola – Označeno množenje – Booth's Algorithm

$$D = D_{n-1}D_{n-2}\dots D_1D_0 = D_{n-1}2^{n-1} + D^*$$

$$D_{n-1} = 0 \Rightarrow D_i = D^*$$

$$D_{n-1} = 1 \Rightarrow D_i = -(2^n - D) = -(2^n - D_{n-1}2^{n-1} - D^*) = -D_{n-1}2^{n-1} + D^*$$

Formirajmo ovako parcijalne proizvode za proizvod b^*a

$$a = (a_{31}a_{30}a_{29}a_{28} \dots a_3a_2a_1a_0)_2$$

$$(a_{-1} - a_0) \times b \times 2^0$$

$$(a_0 - a_1) \times b \times 2^1$$

$$(a_1 - a_2) \times b \times 2^2$$

...

$$(a_{29} - a_{30}) \times b \times 2^{30}$$

$$(a_{30} - a_{31}) \times b \times 2^{31}$$

$$= b \times (-a_{31}2^{31} + a_{30}2^{30} + \dots + a_12^1 + a_02^0)$$

$a_{-1} = 0$

Digitalna elektronika
Aritmetička kola – Označeno množenje – Booth's Algorithm

$$a = a_{31}a_{30}a_{29}a_{28} \dots a_3a_2a_1a_0$$

$$a_{-1} = 0$$

Ako posmatramo
dva susedna bita

$$(a_{-1} - a_0) \times b \times 2^0$$

$$(a_0 - a_1) \times b \times 2^1$$

$$(a_1 - a_2) \times b \times 2^2$$

...

$$(a_{29} - a_{30}) \times b \times 2^{30}$$

$$(a_{30} - a_{31}) \times b \times 2^{31}$$

$$= b \times (-a_{31}2^{31} + a_{30}2^{30} + \dots + a_12^1 + a_02^0)$$

- **00: 0-0 = nop**
- **01: 1-0 = add**
- **10: 0-1 = sub**
- **11: 1-1 = nop**

Digitalna elektronika
Aritmetička kola – Označeno množenje – Booth's Algorithm

Iteracija	Operand b=0010 a=0110	Korak	Parcijalni proizvod 0000 0000
N=4	0010 0110	00: no op arith>> 1	0000 0000 0000 0000
N=3	0010 00110	10: $R=R-b2^n$ arith>> 1	1110 0000 1111 0000
N=2	0010 00011	11: no op arith>> 1	1111 0000 1111 1000
N=1	0010 00001	01: $R=R+b2^n$ arith>> 1	0001 1000 0000 1100
N=0		kraj	0000 1100

Digitalna elektronika
Aritmetička kola – Označeno množenje – Booth's Algorithm

Ukoliko se posmatraju 3 susedna bita, broj parcijalnih proizvoda se dvostruko smanjuje (spajanje susednih parcijalnih proizvoda) – Modifikovani Booth-ov algoritam

- **000: 0**
- **001: +b**
- **010: +b**
- **011: +2b**
- **100: -2b**
- **101: -b**
- **110: -b**
- **111: 0**

Sada je za formiranje parcijalnih proizvoda potrebna i operacija pomeranja (množenje sa 2)

$\begin{array}{r} 010111 \\ \times \quad \boxed{-1} \quad \boxed{+2} \quad \boxed{-2} \\ \hline 111111010010 \\ 0000101110 \\ 11101001 \\ \hline 111100011010 \end{array}$	$\begin{array}{r} 23 \\ \times -10 \text{ (Booth recoding } \boxed{0} \boxed{-1} \boxed{+1} \boxed{0} \boxed{-1} \boxed{0}) \\ \hline -10 = \boxed{1} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{0} \\ \hline = -230 \end{array}$
--	---

Digitalna elektronika
Aritmetička kola – Deljenje

74:8

	1	0	0	1	0	1	0	:	1	0	0	0	=	1	0	0	1
-	1	0	0	0	0	0	0	1									
	0	0	0	1	0	0	0	R									
-	0	1	0	0	0	0	0	0									
	0	0	0	1	0	0	0	R									
-	0	0	1	0	0	0	0	0									
	0	0	0	1	0	1	0	R									
-	0	0	0	1	0	0	0	1									
	0	0	0	0	0	1	0	R									

Rezultat je 1 ako Delilac <= Deljenik, inače 0
Kako ALU zna da li je ovo tačno?
Oduzmi i ako je “rezultat” manji od nule rezultat je nula
Pomeri i probaj ponovo

