## Rail-to-Rail OTA

-Generally, rail-to-rail amplifiers are useful in low-voltage applications, where it is necessary to efficiently use the limited span offered by the power supply.
-While conventional amplifiers are capable of linear operation only for signals with a small excursion around the common-mode levels, rail-to-rail amplifiers are designed to allow signals to swing within millivolts of either power supply rail.
-The input and output voltage ranges are dependent on the amplifier topology, and the rail-torail operation can be achieved for either the input or the output, or both input and output
$>$ CMOS amplifier with rail-to-rail input
-NMOS differential pair

-PMOS differential pair


## -PMOS+NMOS differential pair



Radivoje Đurić, 2015, Analogna Integrisana Kola
-Due to the different dc behavior of each pair, the resulting transconductance varies with the common-mode input voltage and is not constant.
-When the common-voltage, vCM, is at mid-rail, both $n$ - and p-channel transistor stages operate normally, as a result, the total transconductance gmT, which is about two times greater than that obtained in the cases where vCM is close to either of the supply voltages, VSS or VDD, and only one pair type remains operational.
-This transconductance variation can be efficiently reduced by using differential pairs based on improved biasing circuits


Folded cascode OTA:


Radivoje Đurić, 2015, Analogna Integrisana Kola

## Techniques for N-P Complementary Rail-to-Rail Input Stage

1. For input stages with input transistors working in weak-inversion region, using current complementary circuit to keep the sum of In and Ip constant
Basic idea:
-For CMOS transistors working in weak-inversion region

$$
I_{D w i}=\frac{W}{L} I_{D 0} \exp \left(\frac{V_{G S}}{n K T / q}\right) \quad g_{m w i}=\frac{W}{L} \frac{I_{D 0}}{n K T / q} \exp \left(\frac{V_{G S}}{n K T / q}\right)=\frac{I_{D w i}}{n K T / q}=k \cdot I_{D w i}
$$



- So, the total transconductance of the input stage is

$$
g_{m T}=g_{m_{N}}+g_{m P}=k\left(I_{N}+I_{P}\right)
$$

Thus the transconauctance ot the input stage is proportional to the sum of the tail currents of $N$ and $P$ pairs.
$\cdot \mathrm{Mb} 4$ and Mb5 mirror the current through Msw, Isw, to provide the tail current of the N -channel input pair. Mb4 and Mb5 are with the same geometry.
-Mb2 always works in saturation region, and never to ohmic region, by properly selecting the gate biasing voltage Vbsw of Msw.
-Msw works as a current switch $\checkmark$ When the input common mode voltage, Vicm, is close to Vdd, the P input pair cuts off, the drain current of Mb2, Itotal is diverted to Msw. And then mirrored through Mb4 and Mb5, to the source node of the N input pair.
$\checkmark$ When Vicm is close to -Vss, the switch Msw cuts off, Itotal then flows to the $P$ input pair.
$\checkmark$ In between, part of Itail flows to $P$ pair, and the rest to Msw, through current mirror Mb4 and Mb5, to the


- Using a first order approximation, the following equation stands, $\mathrm{I}_{\mathrm{p}}+\mathrm{I}_{\mathrm{n}}=\mathrm{I}_{\text {tail }}=$ const

-The complete circuit

$\checkmark$ Rail-to-rail constant transconductance is only when the input pairs work in weak inversion region
$\checkmark$ If the input pairs are in strong inversion region, the transconductance will change by a factor of $1.4(\sqrt{ } 2)$
$\checkmark$ As working in weak inversion region is a requirement to get a rail-to-rail constant transconductance, this structure only applies to amplifiers with low GBW.


## 2. Using square root circuit to keep $\sqrt{ }$ lp+ $\sqrt{ }$ In constant

 Basic idea:-For an input differential pair, using a 1st order approximation

$$
g m=\sqrt{2 K_{P}(W / L) I_{D}}=\sqrt{K_{P}(W / L) I_{\text {TAIII }}}
$$

Where the $I_{\text {TAIL }}$ is the tail current of the differential pair. We can change gm by altering the tail current of the differential pair!
-The total transconductance of the input stage is given by

$$
g m_{T}=g m_{N}+g m_{P}=\sqrt{K P_{N}(W / L)_{N} I_{N}}+\sqrt{K P_{P}(W / L)_{P} I_{P}}
$$

If $K P_{N}(W / L)_{N}=K P_{P}(W / L)_{P}=2 K \quad g m_{T}=g m_{N}+g m_{P}=\sqrt{2 K}\left(\sqrt{I_{N}}+\sqrt{I_{P}}\right)$
-To keep $g_{m T}$ contant, we just need to keep $\sqrt{ } \operatorname{lp}+\sqrt{ } \ln$ constant

-We can utilize the square law characteristic of MOS transistors to implement the square root biasing circuit. The following is one implementation of the rail-to-rail input stage with square root biasing circuit.


Analysis:

> 1. $V_{S G, M 123}+V_{S G, M 125}=V_{S G, M 121}+V_{S G, M 124}=$ const,
> $V_{S G}=\sqrt{\frac{2 I_{D}}{K P_{P}(W / L)}}+\left|V_{T P}\right|$, as $(\mathrm{W} / \mathrm{L})_{\mathrm{M} 125}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 123}=(\mathrm{W} / \mathrm{L})_{\mathrm{M} 125,123}$,

$$
\begin{aligned}
& \quad \sqrt{\frac{2 I_{D, M 123}}{K P_{P}(W / L)_{M 123,125}}}+\left|V_{T P}\right|+\sqrt{\frac{2 I_{D, M 125}}{K P_{P}(W / L)_{M 12,125}}}+\left|V_{T P}\right|=\text { const } \\
& \qquad \sqrt{I_{D, M 123}}+\sqrt{I_{D, M 125}}=\text { const }_{2} \\
& \text { 2. } \mathrm{I}_{\mathrm{N}}+\mathrm{I}_{\mathrm{SW}}=\mathrm{I}_{\mathrm{b} 7}=\mathrm{I}_{\mathrm{b}}, \mathrm{I}_{\mathrm{D}, \mathrm{M} 122}+\mathrm{I}_{\mathrm{SW}}=\mathrm{I}_{\mathrm{b} 1}=\mathrm{I}_{\mathrm{b}}, \text { and } \mathrm{I}_{\mathrm{D}, \mathrm{M} 122}=\mathrm{I}_{\mathrm{D}, \mathrm{M} 125} \rightarrow \mathrm{I}_{\mathrm{N}}=\mathrm{I}_{\mathrm{D}, \mathrm{M} 125} \\
& \text { 3. } \mathrm{I}_{\mathrm{D}, \mathrm{M} 123}+\mathrm{I}_{\mathrm{D}, \mathrm{M} 126}=\mathrm{I}_{\mathrm{b} 6}=\mathrm{I}_{\mathrm{b}}, \mathrm{I}_{\mathrm{D}, \mathrm{M} 126}+\mathrm{I}_{\mathrm{P}}=\mathrm{I}_{\mathrm{b} 2}=\mathrm{I}_{\mathrm{b}}, \rightarrow \mathrm{I}_{\mathrm{P}}=\mathrm{I}_{\mathrm{D}, \mathrm{M} 123} \\
& \text { From 1. to 3., we can obtain } \sqrt{I_{N}}+\sqrt{I_{P}}=\text { const }_{2} \\
& \text { If M121~M124 are with the same geometry, further calculation yields } \\
& \qquad \sqrt{I_{N}}+\sqrt{I_{P}}=2 \sqrt{I_{D, M 121,124}}=2 \sqrt{I_{\text {ref }}}
\end{aligned}
$$

## Working Principle:

$\checkmark$ The input transistors work in strong inversion region
$\checkmark$ The square-root circuit M121-M125 keeps the sum of the square-roots of the tail currents of the input pairs and then the gm constant.
$\checkmark$ The current switch, M111, compares the common-mode input voltage with Vb3 and decides which part of the current lb7 should be diverted to the square-root circuit.
$\checkmark$ In the common-mode input voltage range from Vdd to $-\mathrm{Vss}+1.8 \mathrm{~V}$ only the N channel pair operates. The current switch M111 is off and thus the tail current of the N channel input pair IN equals lb7=4lref=20uA.
$\checkmark$ The sum of the gate-source voltages of M123 and M125 is equal to reference voltage which is realized by M121 and M124. Since the current through M125 equals IN and the current through M123 equals the tail current of the $P$ channel input pair IP.
$\checkmark$ It can be calculated that the square-root of Ip is given by (M121-M125 matched)

$$
\sqrt{I_{P}}=2 \sqrt{I_{r e f}}-\sqrt{I_{N}}
$$

$\checkmark$ In the common-mode input range from $-\mathrm{Vss}+1.2 \mathrm{~V}$ to Vss only the P channel input pair operates. In this range the current $\mathrm{lb} 7=4 \mathrm{lref}=20 \mathrm{uA}$ flows through the current switch to the square-root circuit. Thus, the current through M125 is nearly zero which means that its gatesource voltage is smaller than its threshold voltage.
$\checkmark$ If the current through M123 is larger than 4Iref=20uA, the current limiter M126 limits the current of M 123 to $4 \mathrm{Iref}=20 \mathrm{uA}$ and directs it to the P channel input pair.
$\checkmark$ It can be calculated that the transconductance of the input stage, and therefore the unitygain frequency, is constant within the rail-to-rail input common mode range. The gm is defined by

$$
g m=2 \sqrt{2 \text { KIref }} \text { where } \quad K=\frac{1}{2} K P_{N}\left(\frac{W}{L}\right)_{N}=\frac{1}{2} K P_{P}\left(\frac{W}{L}\right)_{P}
$$

$\checkmark$ The summing circuit adds the output signals of the complementary input stage, and forms the output voltage.
Discussion:
-The circuit is somewhat complex and the functionality relies on the square law of MOS transistors. For current sub-micron processes, the square law is not closely followed, which may introduce large error for the total transconductance.

## 3. Using current switches to change the tail current of input differential pairs

## Basic idea

-We know that, by first order approximation, for a MOS transistor working in strong inversion and saturation region, square law applies, that is

$$
I_{D}=K\left(V_{G S}-V_{T}\right)^{2}, \quad \text { and } \quad g m=2 \sqrt{K I_{D}}, \quad K=\frac{1}{2} K P\left(\frac{W}{L}\right)
$$

- Suppose for the N and P input pairs,

$$
K P_{N}\left(\frac{W}{L}\right)_{N}=K P_{P}\left(\frac{W}{L}\right)_{P}=2 K
$$

and the tail currents of $N$ and $P$ pairs are equal, with the value of Itail
$\cdot$ When the input common mode voltage is in the mid-range, both of N and P pairs are conducting, so the total transconductance is

$$
g m_{T}=g m_{N}+g m_{P}=2 \sqrt{2 K I_{T A I L}}
$$

-When the input common mode voltage is close to Vdd, the N pair operates. And when it is close to the -Vss, the P pair operates. In both cases, the total transconductance is only half of that when both of $\mathbf{N}$ and $\mathbf{P}$ pairs operate.

$$
g m_{T}=g m_{N}=g m_{P}=\sqrt{2 K I_{T A I I}}
$$

-We can increase the tail current to 4 times of its original value to have the same transconductance as that when both of N and P pairs operate.


- Increase the bias current in the differential amplifier that is on when the other differential amplifier is off.
-Three regions of operation depending on the value of Vicm:

1) n-channel diff. amp. off and p-channel on

$$
\begin{gathered}
V_{\text {icm }}<V_{\text {onn }}, I_{p}=4 I_{b} \\
g_{\text {meff }}=\sqrt{k_{p} W_{P} / L_{P}} 2 \sqrt{I_{b}}
\end{gathered}
$$

2) p-channel diff. amp. off and n-channel on

$$
\begin{gathered}
V_{i c m}>V_{\text {onp }}, I_{n}=4 I_{b} \\
g_{\text {meff }}=\sqrt{k_{n} W_{N} / L_{N}} 2 \sqrt{I_{b}}
\end{gathered}
$$

3) p-channel diff. amp. on and n-channel on

$$
V_{\text {onp }}<V_{\text {icm }}<V_{\text {onn }}, I_{n}=I_{p}=I_{b}
$$

$$
g_{\text {meff }}=\left(\sqrt{k_{n} W_{N} / L_{N}}+\sqrt{k_{p} W_{P} / L_{P}}\right) \sqrt{I_{b}}
$$

$$
g_{m n}=\sqrt{k_{n} W_{N} / L_{N}} \sqrt{I_{b}}=g_{m p}=\sqrt{k_{p} W_{P} / L_{P}} \sqrt{I_{b}} \Rightarrow
$$

$$
g_{\text {meff }}=\sqrt{k_{n} W_{N} / L_{N}} 2 \sqrt{I_{b}}
$$

$$
k_{p} W_{P} / L_{P}=k_{n} W_{N} / L_{N} \Rightarrow
$$



$$
g_{m e f f}=2 g_{m}=g_{m n}+g_{m p} \neq f\left(V_{i c m}\right)
$$



Result:

-If the common mode input voltage is between $\mathrm{Vss}+1.3 \mathrm{~V}$ and $\mathrm{Vss}+1.5 \mathrm{~V}$, the M 116 is partly conducting, and the rest of tail current flows through M3 and M4, which is assumed to be Ix here. So the tail current of the $P$ pair is Iref+3(Iref-Ix).
-The total gm of the input stage is given by

$$
g m_{T}=\sqrt{2 K}(\sqrt{I x}+\sqrt{\text { Iref }+3(\text { Iref }-I x)})
$$

-Calculate the maximum value of this equation, we can obtain that when $\mathrm{Ix}=(1 / 3) \mid \mathrm{ref}, \mathrm{gmT}$ has its maximum value. Which yields

$$
g m_{T}=\sqrt{2 K \operatorname{Iref}}\left(\sqrt{\frac{1}{3}}+\sqrt{3}\right)=2.31 \sqrt{2 K \operatorname{Iref}}=2 \sqrt{2 K \operatorname{Iref}}(1+15.5 \%)
$$

Which is about $15 \%$ larger than its nominal value $2 \sqrt{2 \text { KIref }}$.
R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries, IEEE Journal of Solid-State Circuits, vol. 29, pp. 1505 - 1513, Dec. 1994.


## 4. Using Maximum/Minimum selection circuit

The basic idea:
-From previous analysis, we know that, when the common mode voltage drives the tail current transistor out of saturation region, the tail current of a differential pair decreases dramatically with the common mode voltage.
-The differential pair, whichever it is N pair or P pair, with the larger current should be working properly. We just try to choose the pair with larger working current, and discard the output of another pair.


Maximum Current Selection Circuit:
-When lin1>lin2, M2 and M3 try to mirror lin1, but as lin2<lin1, there is no enough current for M3 to sink, M3 will work in Ohmic region and its VDS is very small. M4 and M5 are off. So lout $=\operatorname{lin} 1$
-When lin2>lin1, $I_{D 2}=I_{D 3}=\operatorname{lin} 1, I_{D 4}=I_{D 5}=\operatorname{lin} 2-$ $\operatorname{lin} 1$. Iout $=I_{D 5}+I_{D 2}=\operatorname{lin} 1+(\operatorname{lin} 2-\operatorname{lin} 1)=\operatorname{lin} 2$
-The whole input stage


Radivoje Đurić, 2015, Analogna Integrisana Kola

## Working Principle:

-Please notice that if we apply a positive differential voltage to the inputs Vi+ and Vi-, the currents of M1 ( P type ) and M4 ( N type ) will decrease, and the currents of M2 ( P type ) and M3 ( N type ) will increase. We apply the current of M2 and mirrored current of M3 to Maximum Selection Circuit I, and current of M1 and the mirrored current of M4 to Maximum Selection Circuit II.
-When the common mode input voltage is close to Vdd, the tail current of the P input pair decreases, the maximum selection circuits conduct the drain currents of N pair to the outputs.
-When the common mode input voltage is close to -Vss, the tail current of the N input pair decreases, the maximum selection circuits conduct the drain currents of $P$ pair to the outputs.
-At the outputs, we get the larger currents of the 2 input pairs, and hence the larger gm.
-Transconductance vs. input common mode voltage:

-There is another configuration which utilizes folded cacode circuit and minimum selection circuit to get the maximum gm.
-As in the folded cascoded shown in the next circuit, if lin is at it maximum value, we will get a minimum lout. So with this folded cascode circuit, we can not use maximum selection circuit, instead, we should use minimum selection circuit.


## -The minimum selection circuit:

$\checkmark$ As shown in the right circuit, all N transistors are with the same geometry, and $P$ transistors are with the same geometry.
$\checkmark$ If $\operatorname{lin} 2<\operatorname{lin} 1, I_{D 5}=I_{D 6}=I_{D 7}=\operatorname{lin} 2, M 2$ works in ohmic region, and M 3 and M 4 are off. lout $=I_{D 7}=\operatorname{lin} 2$.
$\checkmark$ If $\quad \operatorname{lin} 1<\operatorname{lin} 2, \quad I_{D 5}=I_{D 6}=I_{D 7}=\operatorname{lin} 2, \quad I_{D 1}=I_{D 2}=\operatorname{lin} 1$, $\mathrm{I}_{\mathrm{D} 3}=\mathrm{I}_{\mathrm{D} 4}=\operatorname{lin} 2-\operatorname{lin} 1$, lout $=\mathrm{I}_{\mathrm{D} 7}-\mathrm{I}_{\mathrm{D} 4}=\operatorname{lin} 2-(\operatorname{lin} 2-\operatorname{lin} 1)=\operatorname{lin} 1$.

-The input stage with folded cascode and minimum selection circuit:


