

# Osnovi digitalne elektronike IR

vežba 1

Odsek za elektroniku

Elektrotehnički fakultet,  
Univerzitet u Beogradu

2018/2019

# Plan Rada

- 22.04. - I Čas (Uvod)
- 06.05. - II Čas (Rad sa portovima)
- 13.05. - III Čas (Serijska komunikacija)
- 27.05. - IV Čas (AD Konverzija i tajmeri)

- 1 Uvod
  - Razvojno okruženje
- 2 MSP430
  - Osnovne karakteristike
  - Memorijska organizacija
  - CPU
  - Sistemske komponente
  - Prekidi
  - WDT

## Razvojno okruženje


Za potrebe razvoja softvera koristi se razvojno okruženje *Code Composer Studio v6*. Free verzija koja podržava pisanje svih aplikacija koje će biti razvijane u okviru kursa se može download-ovati sa sajta <http://www.ti.com/tool/ccstudio>

U okviru paketa integrisani su editor, assembler, C kompajler kao i FET emulator.

# Razvojni sistem

Detaljna šema sistema dostupna je na:

[http://tnt.etf.rs/~oe4irs/RS\\_MSP430F5438A\\_sch.pdf](http://tnt.etf.rs/~oe4irs/RS_MSP430F5438A_sch.pdf)



## Osobine MSP430 familije

Familija mikrokontrolera optimizovana za aplikacije sa baterijskim napajanjem


Veliki broj integrisanih periferija (tajmeri, komparatori, AD i DA konvertori, UART...)

16-/20-bitno procesorsko jezgro sa RISC arhitekturom

Podrška za JTAG

# MSP430x 1/2

Familija MSP430 se deli na nekoliko podfamilija: MSP430x5xx, MSP430x6xx... Mi radimo sa mikrokontrolerom MSP430F5438A, koji spada u podfamiliju **MSP430x5xx**



Copyright © 2016, Texas Instruments Incorporated

# MSP430x 2/2

MSP430F5438A ima

- 256kB flash-a
- 16kB SRAM-a
- 3 16-bitna tajmera
- DMA Kontroler
- 12-bitni A/D konvertor sa 16 ulaza
- 4 USCI (Universal Serial Communication Interface)
- 87 GPIO pinova. . .



## Detaljne informacije 1/2

### Datasheet

Detaljne informacije o mikrokontroleru MSP430F5438A

<http://www.ti.com/lit/gpn/msp430f5438a>

### User's guide

Detaljne informacije o familiji MSP430x5xx

<http://www.ti.com/lit/pdf/slau208>

### Erratasheet

Lista poznatih problema i grešaka sa mikrokontrolerom

MSP430F5438A <http://www.ti.com/lit/pdf/slaz290>

# Detaljne informacije 2/2

Website, uvek ažuran: <http://www.ti.com/product/msp430f5438a>

← → ↻ 🏠 [www.ti.com/product/msp430f5438a](http://www.ti.com/product/msp430f5438a)

**TEXAS INSTRUMENTS** Everything Search 🔍

Products Applications & designs Tools & software Support & community Sample & buy About TI

**My products**

- ✦ ✦ MSP430F5438A: Datasheet | Compare | Get Sample | Get Tools & Software | Buy Now
- ✦ ✦ TPS2114: Datasheet | Compare | Get Sample | Get EVM | Buy Now

**My technical documents**

- ✦ ✦ MSP430x5xx and MSP430x6xx Family User's Guide [...]
- ✦ ✦ Autoswitching Power Mux (Rev. A)

Subscribe: [MSP430™ Blog](#) >



TI Home > Semiconductors > Microcontrollers (MCU) > Low-power MCUs > Low Power + Performance > MSP430F5x/6x >

**MSP430F5438A** (ACTIVE) ★★★★★ 8 reviews

16-Bit Ultra-Low-Power Microcontroller, 256KB Flash, 16KB RAM, 12 Bit ADC, 4 USCs, 32-bit HW Multi

[MSP430F543xA, MSP430F541xA Mixed Signal Microcontroller \(Rev. D\)](#)  
[MSP430F5438A Device Erratasheet \(Rev. M\)](#)  
[MSP430x5xx and MSP430x6xx Family User's Guide \(Rev. N\)](#)

Description & parameters Technical documents Tools & software **Sample & buy** Compare Quality & packaging Support & community

[Description](#) | [Features](#) | [Diagrams](#) | [Related end equipment](#) | [Parameters](#) | [Companion parts](#) | [Customer reviews](#) |

## Description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in 3.5  $\mu$ s (typical).

[View more](#)

## Features

- Low Supply Voltage Range: 3.6 V Down to 1.8 V
- Ultralow-Power Consumption
  - Active Mode (AM):
    - All System Clocks Active
    - 230  $\mu$ A/MHz at 8 MHz, 3.0 V, Flash Program Execution (Typical)
    - 110  $\mu$ A/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)

## Feat

- Cod (IDE Con
- MS1
- MS1
- RF ≤
- App

# Detaljne informacije 2/2

Website, uvek ažuran: <http://www.ti.com/product/msp430f5438a>

TI Home > Semiconductors > Microcontrollers (MCU) > Low-power MCUs > Low Power + Performance > MSP430F5x/6x >

**MSP430F5438A** (ACTIVE) ★★★★★ 8 reviews  
 16-Bit Ultra-Low-Power Microcontroller, 256KB Flash, 16KB RAM, 12 Bit ADC, 4 USCs, 32-bit HW Multi

[MSP430F543xA, MSP430F541xA Mixed Signal Microcontroller \(Rev. D\)](#)  
[MSP430F5438A Device Erratasheet \(Rev. M\)](#)  
[MSP430x5xx and MSP430x6xx Family User's Guide \(Rev. N\)](#)

[Description & parameters](#) | [Technical documents](#) | [Tools & software](#) | **[Sample & buy](#)** | [Compare](#) | [Quality & packaging](#) | [Support & community](#)

**MSP430F543xA, MSP430F541xA Mixed Signal Microcontroller (Rev. D)**  
**MSP430F5438A Device Erratasheet (Rev. M)**  
**MSP430x5xx and MSP430x6xx Family User's Guide (Rev. N)**

The device is designed for general and custom generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in 3.5 μs (typical).

230 μA/MHz at 8 MHz, 3.0 V, Flash Program Execution (Typical)  
 110 μA/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)

[View more](#)

**Feat**  
 • Cod  
 • IDE  
 • Con  
 • MS1  
 • MS1  
 • RF1  
 • App

# Datasheet

**Contents**

- Features 1
- Applications 2
- Description 2
- Development Tools Support 12
- Device and Development To... 13
- Short-Form Description 15
- Absolute Maximum Ratings 40
- Thermal Packaging Characte... 40
- Recommended Operating C... 40
- Electrical Characteristics 42
- Active Mode Supply Current ... 42
- Low-Power Mode Supply Cur... 43
- Schmitt-Trigger Inputs - Gen... 44
- Inputs - Ports P1 and P2 44
- Leakage Current - General ... 44
- Outputs - General Purpose I... 45
- Outputs - General Purpose I... 45
- Output Frequency - General ... 45
- Typical Characteristics - Out... 46
- Typical Characteristics - Out... 47
- Crystal Oscillator, XT1, Low-F... 48
- Crystal Oscillator, XT1, High... 49
- Crystal Oscillator, XT2 50
- Internal Very-Low-Power Low... 51
- Internal Reference, Low-Freq... 51
- DCO Frequency 52
- PMM, Brown-Out Reset (BOR) 53
- PMM, Core Voltage 53
- PMM, SVS High Side 54
- PMM, SVM High Side 54
- PMM, SVS Low Side 55
- PMM, SVM Low Side 55
- Wake-Up From Low-Power M... 55
- Timer\_A 56
- Timer\_B 56
- USCI (UART Mode) Recomm... 56
- USCI (UART Mode) 56
- USCI (SPI Master Mode) Rec... 57
- USCI (SPI Master Mode) 57
- USCI (SPI Slave Mode) 59
- USCI (I2C Mode) 61
- 12-Bit ADC, Power Supply a... 62
- 12-Bit ADC, Timing Paramet... 62
- 12-Bit ADC, Linearity Param... 63
- 12-Bit ADC, Linearity Param... 63
- 12-Bit ADC, Temperature Se... 64
- REF, External Reference 65
- REF, Built-In Reference 65
- Flash Memory 66
- JTAG and Spy-Bi-Wire Interface 67
- Input/Output Schematics 68
- Device Descriptors (TLV) 92
- Revision History 96

www.ti.com SLAS695D – JANUARY 2010 – REVISED AUGUST 2013

**Pin Designation, MSP430F5437AIPN, MSP430F5435AIPN, MSP430F5418AIPN**

PN PACKAGE  
(TOP VIEW)

**MSP430F5437AIPN**  
**MSP430F5435AIPN**  
**MSP430F5418AIPN**

5 of 105 8.5 x 11 in (portrait let



# Memorija

Adresni prostor je jedinstven za program, podatke i periferije, i njemu se pristupa preko zajedničkih adresnih i linija podataka (MAB i MDB)

Veličina celokupnog adresnog prostora je 1 MB

Von Neumann arhitektura

## Adresni prostor MSP430F5438A


		MSP430F5419A MSP430F5418A	MSP430F5436A MSP430F5435A	MSP430F5438A MSP430F5437A
Memory (flash) Main: interrupt vector Main: code memory	Total Size	128 KB	192 KB	256 KB
	Flash Flash	00FFFFh-00FF80h 025BFFh-005C00h	00FFFFh-00FF80h 035BFFh-005C00h	00FFFFh-00FF80h 045BFFh-005C00h
Main: code memory	Bank D	N/A	23 KB 035BFFh-030000h	64 KB 03FFFFh-030000h
	Bank C	23 KB 025BFFh-020000h	64 KB 02FFFFh-020000h	64 KB 02FFFFh-020000h
	Bank B	64 KB 01FFFFh-010000h	64 KB 01FFFFh-010000h	64 KB 01FFFFh-010000h
	Bank A	41 KB 00FFFFh-005C00h	41 KB 00FFFFh-005C00h	64 KB 045BFFh-040000h 00FFFFh-005C00h
RAM	Size	16 KB	16 KB	16 KB
	Sector 3	4 KB 005BFFh-004C00h	4 KB 005BFFh-004C00h	4 KB 005BFFh-004C00h
	Sector 2	4 KB 004BFFh-003C00h	4 KB 004BFFh-003C00h	4 KB 004BFFh-003C00h
	Sector 1	4 KB 003BFFh-002C00h	4 KB 003BFFh-002C00h	4 KB 003BFFh-002C00h
	Sector 0	4 KB 002BFFh-001C00h	4 KB 002BFFh-001C00h	4 KB 002BFFh-001C00h
Information memory (flash)	Info A	128 B 0019FFh-001980h	128 B 0019FFh-001980h	128 B 0019FFh-001980h
	Info B	128 B 00197Fh-001900h	128 B 00197Fh-001900h	128 B 00197Fh-001900h
	Info C	128 B 0018FFh-001880h	128 B 0018FFh-001880h	128 B 0018FFh-001880h
	Info D	128 B 00187Fh-001800h	128 B 00187Fh-001800h	128 B 00187Fh-001800h
Bootstrap loader (BSL) memory (Flash)	BSL 3	512 B 0017FFh-001600h	512 B 0017FFh-001600h	512 B 0017FFh-001600h
	BSL 2	512 B 0015FFh-001400h	512 B 0015FFh-001400h	512 B 0015FFh-001400h
	BSL 1	512 B 0013FFh-001200h	512 B 0013FFh-001200h	512 B 0013FFh-001200h
	BSL 0	512 B 0011FFh-001000h	512 B 0011FFh-001000h	512 B 0011FFh-001000h
Peripherals	Size	4KB 000FFFh-000000h	4KB 000FFFh-000000h	4KB 000FFFh-000000h

# Memorijska mapa periferija

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see <a href="#">Table 13</a> )	0100h	000h-01Fh
PMM (see <a href="#">Table 14</a> )	0120h	000h-010h
Flash Control (see <a href="#">Table 15</a> )	0140h	000h-00Fh
CRC16 (see <a href="#">Table 16</a> )	0150h	000h-007h
RAM Control (see <a href="#">Table 17</a> )	0158h	000h-001h
Watchdog (see <a href="#">Table 18</a> )	015Ch	000h-001h
UCS (see <a href="#">Table 19</a> )	0160h	000h-01Fh
SYS (see <a href="#">Table 20</a> )	0180h	000h-01Fh
Shared Reference (see <a href="#">Table 21</a> )	01B0h	000h-001h
Port P1, P2 (see <a href="#">Table 22</a> )	0200h	000h-01Fh
Port P3, P4 (see <a href="#">Table 23</a> )	0220h	000h-00Bh
Port P5, P6 (see <a href="#">Table 24</a> )	0240h	000h-00Bh
Port P7, P8 (see <a href="#">Table 25</a> )	0260h	000h-00Bh
Port P9, P10 (see <a href="#">Table 26</a> )	0280h	000h-00Bh
Port P11 (see <a href="#">Table 27</a> )	02A0h	000h-00Ah
Port PJ (see <a href="#">Table 28</a> )	0320h	000h-01Fh
TA0 (see <a href="#">Table 29</a> )	0340h	000h-02Eh
TA1 (see <a href="#">Table 30</a> )	0380h	000h-02Eh
TB0 (see <a href="#">Table 31</a> )	03C0h	000h-02Eh
Real Timer Clock (RTC_A) (see <a href="#">Table 32</a> )	04A0h	000h-01Bh
32-Bit Hardware Multiplier (see <a href="#">Table 33</a> )	04C0h	000h-02Fh
DMA General Control (see <a href="#">Table 34</a> )	0500h	000h-00Fh
DMA Channel 0 (see <a href="#">Table 34</a> )	0510h	000h-00Ah
DMA Channel 1 (see <a href="#">Table 34</a> )	0520h	000h-00Ah
DMA Channel 2 (see <a href="#">Table 34</a> )	0530h	000h-00Ah
USCI_A0 (see <a href="#">Table 35</a> )	05C0h	000h-01Fh
USCI_B0 (see <a href="#">Table 36</a> )	05E0h	000h-01Fh
USCI_A1 (see <a href="#">Table 37</a> )	0600h	000h-01Fh
USCI_B1 (see <a href="#">Table 38</a> )	0620h	000h-01Fh
USCI_A2 (see <a href="#">Table 39</a> )	0640h	000h-01Fh
USCI_B2 (see <a href="#">Table 40</a> )	0660h	000h-01Fh
USCI_A3 (see <a href="#">Table 41</a> )	0680h	000h-01Fh
USCI_B3 (see <a href="#">Table 42</a> )	06A0h	000h-01Fh
ADC12_A (see <a href="#">Table 43</a> )	0700h	000h-03Eh



# Organizacija RAM memorije



# MSP430X CPU

## Osnovne karakteristike


- RISC arhitektura sa 27 instrukcija i sedam načina adresiranja (Ortogonalna arhitektura)
- 20-bitna adresna magistrala i 16-bitna magistrala podataka
- Registar fajl sa 16 20-bitnih registara direktno povezanih na ALU
- Izvršavanje instrukcija koje se obraćaju registrima u jednom ciklusu
- Sve instrukcije mogu da adresiraju kako reči tako i bajtove
- Direktan transfer podataka iz jednog u drugi deo memorije bez upotrebe registara

# MSP430X Načini adresiranja

As, Ad	Addressing Mode	Syntax	Description
00, 0	Register	Rn	Register contents are operand.
01, 1	Indexed	X(Rn)	(Rn + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word.
01, 1	Symbolic	ADDR	(PC + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode X(PC) is used.
01, 1	Absolute	&ADDR	The word following the instruction contains the absolute address. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode X(SR) is used.
10, -	Indirect Register	@Rn	Rn is used as a pointer to the operand.
11, -	Indirect Autoincrement	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions, by 2 for .W instructions, and by 4 for .A instructions.
11, -	Immediate	#N	N is stored in the next word, or stored in combination of the preceding extension word and the next word. Indirect autoincrement mode @PC+ is used.

## CPU

- PC - programski brojač
- SP - pokazivač steka
- SR - statusni registar
- CG1/CG2 - generator konstanti
- R<sub>n</sub> - registri opšte namene



## PC (R0) - programski brojač

- 20-bitni registar mapiran u registar fajlu
- Može mu se pristupati direktno kao i svakom drugom od 15 registara
- Najniži bit je uvek nula jer se sve instrukcije sastoje od 2, 4, 6 ili 8 bajtova



## Primer pristupanja PC-u

```
MOV.W  #LABEL,PC ; Branch to address LABEL (lower 64KB)

MOVA   #LABEL,PC ; Branch to address LABEL (1MB memory)

MOV.W  LABEL,PC  ; Branch to address in word LABEL
          ; (lower 64KB)

MOV.W  @R14,PC   ; Branch indirect to address in
          ; R14 (lower 64KB)

ADDA   #4,PC     ; Skip two words (1MB memory)
```

## SP (R1) - pokazivač steka


- Kao i svi registri u registar fajlu direktno je dostupan svim instrukcijama
- Kao i programski brojač ukazuje samo na parne adrese (najniži bit je uvek nula)
- Ukazuje na poslednju zauzetu lokaciju
- Stek raste od viših prema nižim lokacijama



# Primer upotrebe SP-a

```


MOV.W    2(SP),R6      ; Copy Item I2 to R6
MOV.W    R7,0(SP)     ; Overwrite TOS with R7
PUSH    #0123h        ; Put 0123h on stack
POP     R8             ; R8 = 0123h
  
```





## SR (R2) - statusni registar

- Jedini 16-bitni registar
- Sadrži sledeće flegove čije se stanje ažurira kao posledica izvršavanja određenih instrukcija:
  - N - rezultat je negativan broj
  - Z - rezultat je 0
  - C - rezultat je različit od 0
  - V - došlo je do *overflow*-a
- Mapirani flegovi za
  - globalna dozvola maskirajućih prekida - GIE
  - low-power modove rada - SCG1, SCG0, OSCOFF, CPUOFF



## CG1/CG2 - generator konstanti

Šest često korišćenih konstanti se generišu pomoću generatora konstanti - registara R2 (CG1) i R3 (CG2)

Ne koriste se posebne instrukcije

Ne postoji dodatna kodna reč za konstante

Nema dodatnog pristupa memoriji za dohvatanje konstante

Asembler automatski koristi generator konstanti ako je neka od šest konstanti neposredni izvorni (*source*) operand

Podržane konstante: 0,  $\pm 1$ , +2, +4, +8

## R4-R15 registri opšte namene

Ovim registrima se može pristupati na sve načine i mogu se koristiti u svim modovima adresiranja

Svaki registar može da sadrži podatak, adresu podatka u memoriji, ili indeks pri indirektnom adresiranju

Svatom registru se može pristupati kao 8-bitnom, 16-bitnom ili 20-bitnom podatku

# Set instrukcija

Instrukcijski set obuhvata 27 osnovnih i 24 emulirane instrukcije

Instrukcije mogu imati jedan ili dva operanda, a mogu biti i bez operanada

Razlikuju se varijante instrukcija koje mogu da se koriste samo na najnižih 64kB memorijskog prostora (MSP430 varijanta) i koje mogu da se koriste na celih 1MB memorijskog prostora (MSP430X varijanta)

# Unified Clock System 1/2


Unutar mikrokontrolera na raspolaganju su 3 taktna signala

- MCLK - takt za procesor
- SMCLK - takt za periferije
- ACLK - pomoćni takt za periferije

Izvorni na osnovu kojih se generišu taktни signali

- XT1CLK oscilator koji može da radi sa sporim i brzim kristalom, sa integrisanim promenljivim kondenzatorima
- VLOCLK - interni oscilator male potrošnje i tipične učestanosti 10 kHz
- REFOCLK - interni trimovan oscilator tipične učestanosti 32768 Hz
- DCOCLK - interni digitalno kontrolisani oscilator koji može da se stabilizuje pomoću FLL (Frequency Locked Loop)
- XT2CLK - opcioni dodatni oscilator visoke učestanosti

# Unified Clock System 2/2



# Sistemski reset i inicijalizacija 1/3

## BOR – brownout reset

- pri dovodenju napajanja
- niska vrednost signala na  $\overline{\text{RST}}/\text{NMI}$  pinu
- wakeup događaj u LPMx.5 modu
- softverski BOR događaj

## POR – power-on reset

- pri pojavi BOR signala
- pri signalu od internog supervizora napajanja
- softverski POR događaj


## Sistemiški reset i inicijalizacija 2/3

### PUC – power-up clear

- pri pojavi POR signala
- po isteku vremena watchdog tajmera
- pri nedozvoljenom pristupu watchdog tajmeru
- pri nedozvoljenom pristupu flash memoriji
- pri nedozvoljenom pristupu Power Management modulu



# Sistemi reset i inicijalizacija 3/3



## Inicijalna stanja po reset-u (BOR)

Svi I/O pinovi su konfigurisani kao ulazni

Ostale periferije i registri su inicijalizovani kao što je navedeno u User's Guide-u

Statusni registar (SR) je resetovan

Watchdog tajmer je u aktivan i radi u watchdog modu

U programski brojač PC učitava se adresa sadržana u reset vektoru na adresi **0xFFFFE**

# Neophodna inicijalizacija softvera

Inicijalizovati pokazivač steka (SP)


Inicijalizovati watchdog tajmer prema zahtevima korisničke aplikacije

Konfigurisati periferije (i portove) prema zahtevima korisničke aplikacije

# Prekidi

Pored sistemskog reseta postoje još dve vrste prekida

- NMI prekid (*(non)maskable interrupt*)
- Maskirajući prekidi (*maskable interrupts*)



# NMI prekid 1/3

## Sistemski NMI

- Modul za upravljanje potrošnjom (PMM)
- Pristup nepostojećoj memoriji
- JTAG mailbox događaj

## Korisnički NMI

- Iвица na  $\overline{\text{RST}}$ /NMI pinu kada je konfigurisan u NMI modu
- Greška oscilatora
- Signal greške u pristupu flash memoriji (pristup u toku izvršavanja ranije iniciranog brisanja ili upisa)


## NMI prekid 2/3

NMI prekid je uslovno nemaskirajući jer se ne maskira GIE bitom u SR, ali se svaki od izvora prekida može maskirati

Prekidni vektor za sistemski NMI je na adresi 0xFFFFC a za korisnički na 0xFFFFA

Unutar prekidne rutine se poliranjem odgovarajućih flegova može utvrditi koji od događaja je izazvao prekid

## NMI prekidi 3/3



## Maskirajući prekidi

Postoji do 61 različiti maskirajući prekid koji se u zavisnosti od konkretnog mikrokontrolera dodeljuje različitim periferijama

- MSP430F5438A podržava 20 maskirajućih prekida

Prekidi se prioritiraju

Globalno maskiranje prekida se vrši pomoću bita GIE u SR

Svaki pojedinačni izvor maskirajućeg prekida je moguće dodatno maskirati odgovarajućim bitom u registru periferije


Više izvora prekida koji su povezani na isti ulaz u tabeli prekida povezani su u *daisy-chain*



INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Time-out, Password Violation Flash Memory Password Violation PMM Password Violation	WDTIFG, KEYV (SYSRSTIV) <sup>(1) (2)</sup>	Reset	0FFFEh	63, highest
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRILIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSNNIV) <sup>(1)</sup>	(Non)maskable	0FFFCCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG (SYSUNIV) <sup>(1) (2)</sup>	(Non)maskable	0FFFAh	61
TB0	TBCCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFF8h	60
TB0	TBCCR1 CCIFG1 to TBCCR6 CCIFG6, TBIFG (TBIV) <sup>(1) (3)</sup>	Maskable	0FFF6h	59
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF4h	58
USCI_A0 Receive and Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) <sup>(1) (3)</sup>	Maskable	0FFF2h	57
USCI_B0 Receive and Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) <sup>(1) (3)</sup>	Maskable	0FFF0h	56
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV) <sup>(1) (3)</sup>	Maskable	0FFEEh	55
TA0	TA0CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFECCh	54
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) <sup>(1) (3)</sup>	Maskable	0FFEAh	53
USCI_A2 Receive and Transmit	UCA2RXIFG, UCA2TXIFG (UCA2IV) <sup>(1) (3)</sup>	Maskable	0FFE8h	52
USCI_B2 Receive and Transmit	UCB2RXIFG, UCB2TXIFG (UCB2IV) <sup>(1) (3)</sup>	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) <sup>(1) (3)</sup>	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) <sup>(1) (3)</sup>	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1) (3)</sup>	Maskable	0FFDEh	47
USCI_A1 Receive and Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) <sup>(1) (3)</sup>	Maskable	0FFDCCh	46
USCI_B1 Receive and Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) <sup>(1) (3)</sup>	Maskable	0FFDAh	45
USCI_A3 Receive and Transmit	UCA3RXIFG, UCA3TXIFG (UCA3IV) <sup>(1) (3)</sup>	Maskable	0FFD8h	44
USCI_B3 Receive and Transmit	UCB3RXIFG, UCB3TXIFG (UCB3IV) <sup>(1) (3)</sup>	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) <sup>(1) (3)</sup>	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) <sup>(1) (3)</sup>	Maskable	0FFD2h	41
Reserved	Reserved <sup>(4)</sup>		0FFD0h	40
			:	:
			0FF80h	0, lowest

## Prihvatanje zahteva za prekid

- Završava se izvršavanje trenutne instrukcije
- PC i SR se prebacuju na stek
- Zabranjuju se svi maskirajući prekidi
- U SR se pored aritmetičkih brišu i flegovi koji označavaju *low-power* modove tako da se prekid uvek izvršava u aktivnom modu
- U PC se učitava vrednost iz tabele prekida (IVT)







## WDT - Watchdog Timer 2/2

Može da se koristi kao klasičan WDT ili kao tajmer koji generiše periodične prekide

U slučaju da se koristi u WDT modu izaziva PUC prekid

U slučaju da se koristi u "interval" modu izaziva poseban maskirajući prekid

WDT se kontroliše preko jednog 16-bitnog registra (WDTCTL)

WDTCTL registru se pristupa kao celoj reči u jednoj instrukciji. Svaki upis u WDTCTL registar mora imati viši bajt 0x5A, inače se u protivnom izaziva NMI prekid. Svako čitanje WDTCTL kao rezultat ima viši bajt 0x69

Kraj prvog dela...