


Dinamičke karakteristike logičkih kola

- I_O – izlazna struja
- I_{OH} – maksimalna izlazna struja logičke jedinice
- I_{OL} – maksimalna izlazna struja logičke nule

Kašnjenja




Dinamički parametri (CMOS)

- Ulazna kapacitivnost C_i
- Faktor grananja fan-out, n_f
- P total power dissipation
- P_T transient power dissipation
- P_Q quiescent power dissipation
- P_C capacitive power dissipation

Faktor grananja (*fan-out*)

- Kod CMOS *fan-out* je dinamička karakteristika
- Definiše se različito kod različitih proizvođača, na pr:
- Broj ulaza logičkih kola iste familije koja se mogu vezati na izlaz logičkog kola tako **vreme uspona** bude manje ili jednako od unapred zadatog vremena
- Broj ulaza logičkih kola iste familije koja se mogu vezati na izlaz logičkog kola tako **kašnjenje** bude manje ili jednako od unapred zadatog
- Broj ulaza logičkih kola iste familije koja se mogu vezati na izlaz logičkog kola tako da se V_{IH} dostigne za unapred zadato vreme

- Primer za dostizanje V_{IH}



$$v(0+) = 0, v(\infty) = V_{DD}, v(\Delta t) = V_{IH}$$

$$\tau = R_{OH} C_I, \Delta t = 100ns$$

$$v(\Delta t) = v(\infty) + (v(0+) - v(\infty))e^{-\frac{\Delta t}{n_f \tau}}$$

$$V_{IH} = V_{DD} \left(1 - e^{-\frac{\Delta t}{n_f \tau}}\right)$$

$$\Rightarrow n_f = -\frac{\Delta t}{\tau} \ln\left(1 - \frac{V_{IH}}{V_{DD}}\right)$$

$$P = P_T + P_C + P_Q$$


$$P_Q = I_{DD} \cdot V_{DD}$$

Statička snaga disipacije u slučaju tranzistora velike geometrije, na pr. 74HC serija logičkih kola je zanemarljiva u odnosu na dinamičke snage. Sa smanjenjem geometrije struje curenja rastu, tako da je u submikronskoj tehnologiji (P4) ta snaga istog reda veličine kao i ostale.

Snaga disipacije u prelaznom režimu


$$P_T = C_{pd} \times V_{DD}^2 \times f_i$$

C_{pd} – kapacitivnost snage disipacije (konstanta proporcionalnosti)




Dinamička snaga

$$P_C = C_L \times V_{DD}^2 \times f_o$$






Interval $5\mu s$, $C_L = 20, 80, 100, 200\text{pf}$


Kola niskog i srednjeg stepena integracije – P_c dominantno



Dual-inline package






Implementation of $f=ab+b'c$





Familije, osobine i realizacija logičkih kola

TTL



- Kašnjenje u ns
- Standard 10
- LS 10
- ALS 4
- S 3
- F 2





Continuation of previous page

ECL



MEC I 8nS

MEC II 2nS

MEC III (16XX) 1nS

101xx 100 series 10K ECL, 3.5nS

102xx 200 series 10K ECL, 2.5nS

108xx 800 series 10K ECL, voltage compensated, 3.5nS

10Hxxx 10K - High speed, voltage compensated, 1.8nS

10Exxx 10K - ECLinPS, voltage compensated, 800pS

100xxx 100K, temperature compensated

100Hxxx 100K - High speed, temperature compensated


100Exxx 100K - ECLinPS, temp, voltage comp., 800pS


Integrano 150ps

- Potrošnja skoro da ne zavisi od prekidanja
- 25 x brži od najbržeg CMOS-a
- Niska integracija
- Može GaAs
- Primena – ALU superkompjuteru


Realizacija logičkih kola u CMOS tehnologiji

Fizička realizacija CMOS invertora






Zaštita




SC05650



NILI




Moraju na ulazima da budu obe nule da bi na izlazu bila jedinica

$$\overline{X} \cdot \overline{Y} = Z = \overline{\overline{\overline{X} \cdot \overline{Y}}} = \overline{X + Y}$$






Prenosna funkcija





Dvostruko baferisanje


$$I_D = \frac{B}{2} \left[2(V_{GS} - V_T)V_{DS} - V_{DS}^2 \right] \approx B(V_{DD} - V_T)V_{DS} = \frac{V_{DS}}{r_{om}}$$

$$B = \mu C_{ox} \frac{W}{L}$$







NILI i ILI




*Inverter omitted in MC14001B






CD4001BMS




(same as)




(same as)




NI i I




*Inverter omitted in MC14011B









1 OF 3 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)




LOGIC DIAGRAM

CD4025BMS


Trostatička kola




Integrirano kolo 74HC241





SRAM




Povezivanje memorija na magistralu



Bidirekzioni bafer 74HC245



Kola sa otvorenom drejnom (kolektorom)




$$X = 1 \Rightarrow Y = 0$$

$$X = 0 \Rightarrow Y = \text{Hi Z}$$



Kod TTL logike, na izlazu je NPN tranzistor

Primena – wired OR logika

Primer 1: komparator




alternativa




Primer 2


Zajednički prekid od više periferija (prekid je aktivan na log. nulu)



Serijska logika



XOR 74HC86




$B = 1, Y = \bar{A}$


$B = 0, Y = A$

Ušteda u površini,
potrošnji

Analogni multiplekser- demultiplekser 2/1




$$n_{tran} = 2 \times 2 \Big|_{prekidaci} + 2 \times 2 \Big|_{invertori} = 8$$




$$n_{tran} = 3 \times 4 \Big|_{NI} + 2 \times 2_{invertori} = 16$$

Mux 4/1





$$n_{tran} = 3 \times 4 \Big|_{prekidaci} + 2 \times 4 \Big|_{invertori} = 20$$

$$n_{tran}^* = 3 \times 12 \Big|_{NI} + 2 \times 4 \Big|_{invertori} = 44$$




BICMOS





ABT	Advanced BiCMOS Technology
AC/T	Advanced CMOS
AHC/T	Advanced High Speed CMOS
ALVC	Advanced Low Voltage CMOS
ALVT	Advanced Low Voltage BiCMOS
AUC	Advanced Ultra Low Voltage CMOS
AUP	Advanced Ultra Low Power CMOS
AVC	Advanced Very Low Voltage CMOS
BCT	BiCMOS Technology
FCT	Fast CMOS Technology
GTLT	Gunning Transceiver Logic Plus
HC/T	High Speed CMOS
LV	Low Voltage HCMOS
LVC	Low Voltage CMOS
LVT	Low Voltage BiCMOS Technology



<u>Family</u>	<u>Operating Voltage</u>	<u>Optimized Voltage</u>	<u>Prop Delay_{typ}</u>	<u>Output Drive</u>	<u>V_i Tolerant</u>	<u>I_{off}</u>
AUC	0.8-2.7V	1.8V	2.0ns	8mA	3.6V	Yes
AUP	0.8-3.6V	3.3V	5.4ns	4mA	3.6V	Yes
LVC	1.65-5.5V	3.3V	3.5ns	24mA	5.5V	Yes
AHC	2.0-5.5V	5.0V	5.0ns	8mA	5.5V	No
CBT	4.5-5.5V	5.0V	0.25ns	n/a	5.5V	n/a
CBTD	4.5-5.5V	5.0V	0.25ns	n/a	5.5V	n/a
CBTLV	2.3-3.6V	3.3V	0.25ns	n/a	3.6V	Yes

Ostale MOS tehnologije

- NMOS / Pseudo NMOS
- SCL
- Dinamička logika
- Domino logika
- Adijabatska logika
- Clocked CMOS Logika (C² MOS).
- NP Domino Logika (Zipper CMOS).
- Cascade Voltage Switch Logika (CVSL).
- Source Follower Pull-up Logika (SFPL).